Abstract-This paper presents a switched-capacitor voltage doubler using pseudo-continuous control (PCC).
I. INTRODUCTION

D
RIVEN by the growing demand of battery-operated portable electronic devices like PDAs, cellular phones, MP3 players and camcorders in recent years, switched-capacitor (SC) DC-DC regulators capable of delivering hundred-milliampere load current are becoming important for the power management purpose. This is due to the fact that SC regulators are capable to provide up/down DC-DC conversions without inductors and thus generate less conducted electromagnetic interference to other systems compared to switched-mode power converters. Fig. 1 shows a block diagram of an SC regulator, which consists of a power stage and a controller. The power stage is used to carry out DC-DC conversion from the input to the output with different configurations of switches and capacitors, while the controller regulates the output voltage to the desired value against variations of load current and input supply through negative feedback mechanism. When the SC regulator is used in portable applications, it should have four major capabilities: 1) to be highly power efficient especially in light-load conditions for prolonging the battery lifetime; 2) to be low cost in terms of using small-value off-chip capacitors and consuming small chip area; 3) to have accurate output voltage in terms of good line and load regulations as well as small output ripple; and 4) to have fast load transient response. These four major performance requirements of the SC regulator depend on both control scheme and its implementation and are difficult to achieve simultaneously.
Existing control schemes have some issues that limit the performance of the SC regulator [1] - [6] . When the SC regulator is controlled by the reported PWM scheme [1] , [2] or quasi-switched method [3] , [4] , the regulator is operated under discontinuous regime, as the regulated transistors are not connected to the output. The transistor being regulated controls the amount of charge stored in the flying capacitor during the input charge transfer phase. After waiting for half clock period, the charge can then be transferred to the output for regulating the output voltage through other power switches during output charge transfer phase. As a result, the load transient response depends on the clock period or switching frequency of the regulator. In particular, the output transient recovery time can only be reduced by operating the regulator at higher switching frequency. However, higher switching frequency leads to larger switching power loss, which degrades the light-load power efficiency of the SC regulator. In order to allow load transient response independent of switching frequency, the output of the SC regulator needs to be continuously regulated. However, existing continuous output regulation schemes require to use one extra power transistor cascaded either in front of [5] or behind [6] the power stage for regulating the output voltage. The additional power transistor increases the chip area of the regulator. Motivated by above concerns, it is critical to develop an effective control scheme and its implementation to further improve the performance of the SC regulator.
This paper presents a pseudo-continuous control (PCC) for the SC regulator. A cross-coupled voltage doubler shown in Fig. 2 (a) is adopted as the power stage of the SC regulator to deliver hundred-milliampere load current [7] - [9] . The cross-coupled doubler contains eight power switches (Sl1-Sl4, Sr1-Sr4), two off-chip flying capacitors (
) and an 0018-9200/$25.00 © 2007 IEEE output capacitor to give the output voltage of in all clock phases based on operations shown in Fig. 2(b) . The cross-coupled design allows the doubler to operate at twice the switching frequency such that either the output ripple or the output capacitor can be halved. With the proposed PCC, the doubler can achieve continuous output regulation without extra power transistor. Therefore, the regulated doubler can operate at lower switching frequencies for minimizing the switching power loss and achieving better light-load power efficiency. A three-stage switchable opamp with time-multiplexed enhanced active-feedback frequency compensation is also developed to implement the controller. The proposed implementation enhances the loop-gain magnitude and loop response, thereby improving the output accuracy and load transient response of the regulated doubler. The paper is organized as follows.
Section II discusses the operational principle, control characteristics and implementation considerations of the proposed PCC technique for the cross-coupled voltage doubler. The stability analysis of the regulated doubler by using PCC with a three-stage switchable opamp is addressed in Section III. Sections IV and V then provide the circuit implementation and experimental results of the proposed regulated doubler. Finally, conclusions are given in Section VI. Fig. 3(a) shows the structure of the regulated doubler with the proposed PCC. With PCC, both Ml2 and Mr2 operate as regulation transistors, while other power transistors function as switches. The control mechanism operates in non-overlapping clock phases and alternately and explains in Fig. 3 , the operating phases of and are swapped and the same is still maintained by regulating Ml2 through the controller. The above actions repeat in every clock period, so continuous-output regulation is achieved. Since both power transistors Ml2 and Mr2 are regulated alternately corresponding to discharging phases of and , respectively, to provide the desired output voltage, the proposed mechanism in fact operates in a pseudo-continuous mode.
II. PROPOSED PSEUDO-CONTINUOUS OUTPUT REGULATION
A. Principle of Operation
B. Control Characteristics
In applications requiring hundred-milliampere load current, the chip area of the regulated doubler is mainly determined by the number of power transistors used in the power stage. Compared the PCC doubler to the generic open-loop cross-coupled voltage doubler shown in Fig. 2(a) , no extra power transistor is needed in the power stage for output regulation. In fact, if an extra power transistor is used, the size of all existing power transistors should be increased in order to maintain the same on resistance for the power efficiency consideration. Both the extra transistor and other enlarged power transistors in the power stage increase the chip area. As a result, the proposed PCC is an area-efficient regulation scheme without using any extra power transistor.
Since the output of the doubler is always continuously regulated by the proposed controller in all clock phases, the load transient response is independent of the operating switching frequency. Instead, load transient response is determined by the loop response of the regulated doubler. Better load transient response can be achieved with faster loop response. In addition, by operating the regulated doubler at a lower switching frequency, the switching power loss can be reduced and hence the regulated doubler achieves high light-load power efficiency.
The output ripple voltage of the doubler is given as (1) where is the load current and is the switching frequency. Based on (1), the output ripple of the doubler increases with the load current. If the doubler needs to deliver hundred-milliampere load current, then it has to either operate at high switching frequency or use a large output capacitor in order to reduce the amplitude of the output ripple. However, as mentioned before, the doubler operating at higher switching frequency leads to larger switching power loss, and it is not cost effective to use large-value output capacitor. The proposed PCC, on the other hand, is capable of limiting the maximum output-ripple amplitude. Fig. 4 shows the output ripple of the regulated doubler with PCC under different load-current conditions. Initially, the ripple increases from the light-load to medium-load conditions. When the ripple amplitude reaches the limit defined by the loop-gain magnitude beyond the medium load, the capabilities of continuous output regulation and fast loop response keep the ripple constant with respect to any further increase of the load current. This is due to fact that both upper and lower bounds of the output ripple are fast enough to be maintained at particular values by varying across regulation transistors (Ml2 and Mr2) in alternate clock phases. The proposed PCC thus allows the regulated doubler using a small output capacitor to achieve small output ripple at low switching frequency provided that the doubler has large loop-gain magnitude and fast loop response. In fact, large loop-gain magnitude can also improve both line and load regulations of the regulated doubler.
To conclude, the proposed PCC scheme is a cost-effective way to continuously regulate the output without using extra power transistor and requiring only a small output capacitor. Light-load power efficiency can be enhanced by operating the regulated doubler at a lower switching frequency. In addition, good load transient response and output accuracy (output ripple as well as line and load regulations) of the regulated doubler can be achieved if the implementation of the controller provides fast loop response and large loop-gain magnitude.
C. Implementation Considerations
In order to increase the loop-gain magnitude of the regulated doubler, the PCC controller is implemented using a threestage amplifier as shown in Fig. 5(a) , which consists a differential input stage , a positive gain second stage , and the common-source configuration of power transistors Ml2 (Mr2) during the capacitor discharging phase of . Switches S1-S4 driven by two-phase non-overlapping clock signals are used to synchronize both operations of the controller and flying capacitors and in the power stage such that one of power transistors Ml2 and Mr2 is regulated during the capacitor discharging phase. However, the use of serial complementary switches S2 and S4 is known to have turn-on problems in low-voltage condition [10] . The discontinuous-output regulation results from this implementation if ), where and are threshold voltages of pMOS and nMOS transistors, respectively. Fig. 5(b) shows that when V and V V V, both pMOS and nMOS transistors in the complementary switch are off ranging from 0.62 V to 0.88 V. The controller loses the regulation capability in this range. Fig. 6 shows the proposed three-stage switchable opamp to implement the PCC scheme. Large loop-gain magnitude is achieved by using gain stages and . Instead of using serial complementary switches, both second gain stages and are switchable to regulate the output or turn off alternately in every half-clock period for saving the static current dissipation in the controller and providing continuous regulation capability at low voltage. In addition, the time-multiplexed enhanced active-feedback frequency compensation (AFFC) is developed to stabilize the regulated doubler. The details of stability of the regulated doubler using the proposed time-multiplexed enhanced AFFC under different load-current conditions will be discussed in the following section. From Fig. 6 , the enhanced AFFC structure consists of a damping-factor-control block [11] , [12] and time-multiplexed active-capacitive feedback networks. Two compensation capacitors and , with the positive gain stage , establish an active-capacitive feedback network [12] - [14] in every alternate half-clock period. The damping-factor-control (DFC) block is located at the output of the first gain stage in order to eliminate the use of Miller capacitor. The enhanced AFFC structure is used to enhance the loop-gain bandwidth in low-power condition. The time-multiplexed dynamic feedforward stage generates extra dynamic current to the output of either second gain stages or , according to clock signals and in order to realize a push-pull effect at the gates of power transistors Ml2 and Mr2. The push-pull effect relaxes the slew-rate limitation of driving power transistors Ml2 and Mr2 in low-power condition and allows both Ml2 and Mr2 to be turned on and off much faster during switching. By both widening the loop-gain bandwidth and relaxing slew rate limitation of driving power transistors, the loop response and hence the load-transient response is improved.
III. STABILITY ANALYSIS
Since the proposed structure shown in Fig. 6 achieves continuous output regulation during every discharging phase of flying capacitors and , the stability of the regulated doubler is analyzed in s-domain using loop-gain transfer functions L(s). In particular, Fig. 7 is an equivalent structure of Fig. 6 for analyzing the stability of the regulated doubler, in which is the compensation capacitor for the active-capacitive feedback network, is the gain of power transistors Ml2, Mr2, and . In the figure, and are defined as transconductance, output resistance and lumped output parasitic capacitance of the th gain stage, respectively. In addition, and are the flying capacitor and output capacitor, while , and are the output resistance of the power transistor, on-resistance of power switch Sl4 or Sr4, the load resistance, and the equivalent series resistance of , respectively. The loop-gain transfer function is derived based on the following conditions.
1) The flying capacitor , output capacitor , gate capacitance of the power transistor and compensation capacitors ( and ) are much larger than and . 2) Transconductance and output resistance of the power pMOS as well as the gain of the last stage vary with the change of the load current. In particular, decreases (increases) with the load current. In addition, is inversely proportional to . 3) For simplicity, both compensation capacitors are set to equal to each other (i.e., ). Based on the above conditions, the loop-gain transfer function of the proposed regulated doubler is given as (2) 
From (2), the loop gain is negative due to negative feedback established by the proposed PCC controller for output voltage regulation. There exist two left-half-plane zeros and in (2), which provides positive phase shift to the system for better stability. In addition, the third-order polynomial in (2) implies that three poles are created. According to (6)- (8), locations of poles depend on the different load currents due to the existence of and . As a result, the stability of the proposed regulated doubler is studied for two conditions: and .
When
, it is the worst case stability of the proposed regulated doubler. In this situation, the current drain from the power transistor is , which is around 3-7 A for low-power design. Hence, and are at the minimum and maximum, respectively. These values cause in (6) . As a result, (2) can be approximated to (9) where . As the discriminant of the second-order polynomial in (9) is smaller than zero, a pair of complex poles exists in the system. When the second-order polynomial is compared with a standard second-order function as (10) where and are the -factor and the frequency of the complex poles, respectively. The values of and are given by (11) (12) Fig. 8 shows a magnitude plot of L(s) under no-load condition. From the figure, , and are critical to the stability of the regulated doubler, as is at a lower frequency than other lefthalf-plane zeros. If the -value is too large, a magnitude peak occurs, which can degrade the stability due to the decrease in both phase margin and gain margin. In this design, the -value is set to under the condition that (13) In addition, in order to provide around 60 phase margin to the system, is set as with the following conditions: (14) (15) Based on (13)- (15), the output resistance of DFC block can be reduced in order to decreases compensation capacitors for better area efficiency, increases DC loop-gain magnitude for better output accuracy, and reduces for better load transient response.
When there is an increase in the load current, becomes larger. Hence, a in (6), and (2) is approximated to (16) where (17) (18) (19) The presence of two separate non-dominant poles is due to the discriminant of the second-order polynomial in (16) larger than zero. In order to ensure stability when is little larger than zero, the condition of should be satisfied, which gives rise to (20) It should be noted that is only true during small , so the value of is not necessarily imply large static current dissipation. Since the negative phase shift caused by is smaller than that caused by , the phase margin of L(s) increases compared to that in the case of . When the load current further increases, is moved to even higher frequencies as its location depends on according to (18). Therefore, the stability of the regulated doubler improves with the load current. The improvement of the stability is also shown in Fig. 8 when the complex non-dominant poles during is pushed to higher frequencies and become separate poles under full-load condition. Fig. 9 shows the schematic of the proposed regulated voltage doubler [15] . The power stage is an improved transistor-level implementation of the cross-coupled voltage doubler. There are , which form the conventional crosscoupled voltage doubler shown in Fig. 2 for voltage conversion. Additional transistors Mal, Mar and resistors Ral, Rar realize both break-before-make mechanism and gate-slope-reduction technique to reduce shoot-through current and switching noise, respectively [9] . By reducing the shoot-through current in the power stage, the light-load power efficiency of the regulated doubler can be improved.
IV. CIRCUIT IMPLEMENTATIONS
A. System Integration
In the proposed regulated doubler, proper start-up procedure is important to avoid turning on the body diode of both power transistors Ml4 and Mr4, as their substrates are tied to the output. The start-up control block in Fig. 9 mainly consists of a start-up transistor connected between the input and the output, and a start-up comparator. During the initial start-up, all circuits including clock generator, controller, level shifters and all power transistors are turned off by the start-up block, while the output is charged by the start-up transistor until the output voltage reaching 0.8 . When the start-up comparator detects this threshold, all circuits of the doubler are turned on and the start-up transistor is turned off. The doubler then begins to operate in the constant switching-frequency mode. Fig. 10 shows the circuit of the three-stage switchable opamp. In the amplifier, the input gain stage is realized by transistors M11-M15 and Ma. Transistor Ma and compensation capacitors implement an active-capacitive-feedback network in alternate half-clock period. Transistors Md1, Md2, and the compensation capacitor realize the damping-factor-control (DFC) stage. The diode-connected Md2 reduces the value of output resistance of the DFC stage, which is helpful for the loop stability as discussed in Section III. The unity-gain inverter is implemented by transistors Mu1 and Mu2 for sign inversion. To ensure fast switching of the push-pull stage for driving the power transistors Ml2 and Mr2, the switchable second gain stages formed by M21 and M22 are controlled to turn on and off alternatively using the differential switches Ms1 and Ms2 with a pair of complementary clock phases ( and ) [16] . This is due to reasons that the bias current provided by the dynamic feedforward stage Mf is always kept active and differential switches (Ms1, Ms11) and (Ms2, Ms22) provide low output impedance at the turn-on instance and thus dramatically reduce the RC delay at the gate of the power transistor. In addition, switch Ms11 (Ms22) is used to turn off power transistor Ml2 (Mr2) by providing dynamic current to charge the gate capacitance of Ml2 (Mr2) to during changing from discharging phase to charging phase.
B. Three-Stage Switchable Opamp Design
V. EXPERIMENTAL RESULTS AND DISCUSSIONS
The regulated doubler with the proposed pseudo-continuous control using a three-stage switchable opamp has been implemented in AMS 0.6-m CMOS n-well process. Fig. 11 shows the micrograph of the proposed regulated doubler and its chip area including all testing pads is 2.32 mm 2.36 mm. In particular, the proposed switchable opamp only occupies less than 10% of the total chip area, and and pF are located within the switchable opamp to implement the time-multiplexed advanced AFFC scheme.
The regulated doubler can operate with the input supply voltage from 1.5 V to 3.2 V and the switching frequency ranging from 200 kHz to 500 kHz to deliver at a maximum of 150 mA load current. Table I summarizes the detailed performance of the proposed regulated doubler.
Figs. 12(a) and (b) show that DC output voltage of the SC doubler is accurately regulated at 3.3 V under different input voltages and switching frequencies by the proposed PCC scheme during zero load. These results verify that the worst-case stability is established by the proposed time-multiplexed enhanced AFFC scheme. Figs. 13(a) and (b) give the measured AC-coupled output voltage under no-load condition. Small output glitch of 3 mV is obtained at different switching frequencies of 200 kHz and 500 kHz.
Figs. 14(a)-(c) show the measured output ripple voltages under different loading conditions. The ripple amplitude increases from 10 mV to 20 mV when initially increases from 10 mA to 50 mA and then the ripple amplitude is kept constant at 20 mV for any further increase of . This justifies that continuous output regulation and fast loop response are achieved. Small ripple of mV is obtained by the proposed control scheme and its implementation, even when the regulated doubler operates at a low switching frequency of 200 kHz, uses a small output capacitor of 2.2 F and is capable of delivering 150 mA load current. Fig. 15(a) shows the measured power efficiency of the proposed regulated doubler under different load currents. The power efficiency of the regulated doubler is lower at light loads and increases with the load current, as the percentage of the switching power loss in the total input power decreases when the load current increases. The maximum power efficiency of 90% is achieved at both switching frequencies of 200 kHz and 500 kHz with the theoretical maximum efficiency of 91.6%. Since the power efficiency of a regulated SC voltage doubler is related to the regulated output voltage and input voltage as [4] , [17] , the theoretical maximum efficiency is then associated with the minimum dropout voltage across the regulated power transistor and is defined as . Since equals to 0.3 V in our design, the maximum achievable efficiency of the proposed regulated doubler is 91.6% when V. In addition, Fig. 15(a) shows that the power efficiency of the regulated doubler is 87% when mA and kHz, which has 3.5% increase as compared to the efficiency of the doubler operating at a higher of 500 kHz. The improvement of the light-load power efficiency is mainly due to the reduction in the switching power loss by operating the regulated doubler at lower switching frequency. Moreover, the measured power efficiency is always about 1% less than the theoretical maximum efficiency under different input supply voltages as shown in Fig. 15(b) . Figs. 16(a) and (b) also show that the load transient response is the same for both kHz and 500 kHz, which indicate that load transient response is independent of the switching frequency. These results further justify that the continuous output regulation is achieved by using the proposed PCC scheme. The proposed PCC with three-stage switchable opamp allows the regulated voltage doubler to obtain fast output transient recovery time even the regulated doubler operating at low switching frequency. Since lower switching frequencies correspond to lower switching power loss in the light-load condition, both load transient response and light-load power efficiency of the regulated doubler are optimized simultaneously by using the proposed pseudo-continuous control with three-stage switchable opamp and time-multiplexed enhanced AFFC.
VI. CONCLUSION
This paper has presented a pseudo-continuous control (PCC) scheme using a three-stage switchable opamp for the cross-coupled voltage doubler capable of delivering 150 mA load current in portable applications. The PCC does not require use extra power transistor to continuously regulate the output voltage, thereby saving chip area. With continuous output regulation, the doubler not only can be operated at lower switching frequency for reducing its switching power loss, but also has smaller output ripple even when a small output capacitor is used. The threestage switchable opamp improves the DC loop-gain magnitude for better line and load regulations, while time-multiplexed enhanced AFFC scheme ensures stability and enhances the speed of the loop response of the regulated doubler. Experimental results verify that the PCC scheme with its implementation using three-stage switchable opamp and time-multiplexed enhanced AFFC scheme allows the regulated doubler to simultaneously achieve high light-load power efficiency, low cost in terms of using small output capacitor and chip area, high output-voltage accuracy and fast load transient response.
